Verific Design Automation provides (System)Verilog, VHDL, and UPF front-ends to leading EDA, FPGA, and semiconductor companies. Over 80 EDA applications worldwide are using Verific's parsers, analyzers, and elaborators. Its critically acclaimed software is written in C++ and licensed in source code format. APIs are available in C++, Python, and Perl.